SPECIFICATIONS

PXIe-5164

PXIe, 400 MHz, 1 GS/s, 14-bit PXI Oscilloscope

Contents

Definitions	2
Conditions	2
Vertical	3
Analog Input	3
Impedance and Coupling	
Voltage Levels	
Accuracy	
Bandwidth and Transient Response	
Spectral Characteristics	
Horizontal	
Sample Clock	16
Phase-Locked Loop (PLL) Reference Clock	16
External Sample Clock	17
External Reference Clock In	17
Reference Clock Out	17
Trigger	18
Analog Trigger	18
Digital Trigger	19
Programmable Function Interface	19
AUX 0 Connector Specifications	20
Waveform Specifications	20
Memory Sanitization	21
FPGA	21
Calibration	22
External Calibration	22
Self-Calibration	22
Calibration Specifications	22
Software	22
Driver Software	22
Application Software	23
Interactive Soft Front Panel and Configuration	
Synchronization	23
Synchronization with the NI-TClk API	
Bus Interface	24
Power Requirements	



Physical	25
Environmental Characteristics.	25

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. Warranted specifications account for measurement uncertainties, temperature drift, and aging. Warranted specifications are ensured by design or verified during production and calibration.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- Nominal specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- *Measured* specifications describe the measured performance of a representative model.

Specifications are *Nominal* unless otherwise noted.

Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All vertical ranges
- All bandwidths and bandwidth limit filters.
- Sample rate set to 1 GS/s
- Onboard Sample Clock locked to onboard Reference Clock
- The PXIe-5164 is warmed up for 15 minutes at ambient temperature
- Calibration IP is used properly when using LabVIEW Instrument Design Libraries for Reconfigurable Oscilloscopes (instrument design libraries) to create FPGA bitfiles. Refer to the NI Reconfigurable Oscilloscopes Help for more information about the calibration API.

Warranted specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature range of 0 °C to 50 °C
- Calibration cycle is maintained
- The PXI Express chassis fan speed is set to HIGH, the foam fan filters are removed if
 present, and the empty slots contain PXI chassis slot blockers and filler panels. For more
 information about cooling, refer to the Maintain Forced-Air Cooling Note to Users
 available at ni.com/manuals.
- External calibration performed at 23 °C ±3 °C
- Within ±5 °C of temperature at last self-calibration as reported by onboard temperature sensor

Typical specifications are valid under the following conditions unless otherwise noted.

Ambient temperature range of 0 °C to 50 °C

Vertical

Analog Input

Number of channels	Two (simultaneously sampled)
Input type	Referenced single-ended
Connectors	BNC, ground referenced

Impedance and Coupling

Input impedance	50 Ω ±1.25%, typical 1 M Ω ±0.5%, typical
Input capacitance (1 MΩ)	20.2 pF ±2.5 pF, typical
Input coupling	AC DC

Figure 1. 50 Ω Voltage Standing Wave Ratio (VSWR)





Figure 2. 50Ω Input Return Loss



Voltage Levels

 $50~\Omega$ FS input range (V $_{pk-pk})$ 0.25~V 0.5~V 1~V 2.5~V 5~V

Table 1. 1 $\text{M}\Omega$ FS Input Range and Vertical Offset Range

Input Range (V _{pk-pk})	Vertical Offset Range ¹ (V)
0.25 V	±5
0.5 V	±5
1 V	±5
2.5 V	±10 or ±248.75
5 V	±10 or ±247.5
10 V	±10 or ±245
25 V	±50 or ±237.5

 $^{^{1}~}$ For input ranges between 2.5 $V_{pk\text{-}pk}$ and 100 $V_{pk\text{-}pk}$, two offset ranges are possible. The driver software automatically picks the offset range that provides the highest resolution and accuracy.

Table 1. 1 M Ω FS Input Range and Vertical Offset Range (Continued)

Input Range (V _{pk-pk})	Vertical Offset Range ¹ (V)
50 V	±50 or ±225
100 V	±50 or ±200

Maximum input overload	
50 Ω	Peaks ≤5 V
$1~\mathrm{M}\Omega^2$	250 V RMS



Notice Signals exceeding the maximum input overload may cause damage to the device.

Accuracy

Resolution	14 bits
DC accuracy ^{3,4}	
50 Ω	$\pm[(0.5\% \times Reading) + (0.2\% \text{ of FS})],$ warranted
1 ΜΩ	\pm [(0.65% × Reading - Vertical Offset) + (0.4% × Vertical Offset) + (0.2% of FS) + 0.15 mV], warranted
DC drift ⁵	$\pm[(0.015\% \times Reading - Vertical Offset) + (0.001\% \times Vertical Offset) + (0.009\% of FS)]$ per °C, nominal
AC amplitude accuracy ³	±0.2 dB at 50 kHz, warranted

Table 2. Crosstalk 50 Ω , Nominal

Frequency	Level
1 MHz	-100 dB
10 MHz	-100 dB

 $^{^1~}$ For input ranges between 2.5 $V_{pk\text{-}pk}$ and 100 $V_{pk\text{-}pk}$, two offset ranges are possible. The driver software automatically picks the offset range that provides the highest resolution and accuracy.

² Derate above 500 kHz at 20 dB/dec until 5 MHz, then derate at 10 dB/dec.

³ Within \pm 5 °C of self-calibration temperature.

⁴ Applies after averaging data for 8.5 ms

⁵ Used to calculate errors when on board temperature changes more than ± 5 °C from the selfcalibration temperature.

Table 2. Crosstalk 50 Ω, Nominal (Continued)

Frequency	Level
100 MHz	-85 dB
400 MHz	-65 dB

Table 3. Crosstalk 1 M Ω , Nominal

Fraguency	Lev	Level	
Frequency	0.25 V _{pk-pk} to 10 V _{pk-pk}	25 V _{pk-pk} to 100 V _{pk-pk}	
1 MHz	-85 dB	-70 dB	
10 MHz	-85 dB	-70 dB	
100 MHz	-75 dB	-55 dB	
300 MHz	-60 dB	-40 dB	



Note Crosstalk measurements were measured on one channel with a test signal applied to another channel, with the same range setting on both channels.

Bandwidth and Transient Response

Bandwidth (-3 dB) ⁶	
50 Ω	400 MHz, warranted
$1~\mathrm{M}\Omega^7$	300 MHz
	285 MHz, warranted
Bandwidth-limiting filters ⁶	
Low-pass filters	20 MHz ⁸
	30 MHz^8
	150 MHz
High-pass filters ⁸	90 Hz
	450 Hz
Passband amplitude flatness ⁶	
50 Ω	± 0.5 dB from 50 kHz to 330 MHz, warranted
$1~\mathrm{M}\Omega^7$	± 0.7 dB from 50 kHz to 200 MHz, warranted

⁶ Normalized to 50 kHz.

 $^{^7}$ Verified using a 50 Ω source and 50 Ω feedthrough terminator.

⁸ Only available in NI-SCOPE.

AC-coupling cutoff (-3 dB)⁹

1 0		
50 Ω	40 kHz	
$1~\mathrm{M}\Omega^7$	7.5 Hz	
Rise/fall time ¹⁰		
50 Ω	1 ns	
$1~\mathrm{M}\Omega^7$	1.5 ns	

Figure 3. 50 Ω Full Bandwidth Frequency Response, 1 V_{pk-pk} , Measured





Figure 4. 50 Ω Full Bandwidth Frequency Response Zoomed, 1 $V_{pk\text{-}pk}$, Measured



⁹ Verified using a 50 Ω source.

¹⁰ 50% FS input pulse.

Figure 5. 50 Ω 150 MHz Bandwidth Frequency Response, 1 V_{pk-pk}, Measured




Figure 6. 1 M Ω Full Bandwidth Frequency Response, 1 V_{pk-pk}, Measured




Figure 7. 1 $M\Omega$ Full Bandwidth Frequency Response Zoomed, 1 $V_{pk\text{-}pk}$, Measured





Figure 8. 1 M Ω 150 MHz Bandwidth Frequency Response, 1 V_{pk-pk}, Measured



Spectral Characteristics

50 Ω Spectral Characteristics¹¹

Table 4. Spurious-Free Dynamic Range (SFDR)¹²

rable if Spanisas Free Bynamie Hange (SF BT)		
Input Range (V _{pk-pk})	<100 MHz, Full Bandwidth (dBc)	>100 MHz to <350 MHz, Full Bandwidth (dBc)
0.25 V	-70	-66
0.5 V	-73	-65
1 V	-74	-66
2.5 V	-71	-63
5 V	-69	-60

Table 5. Total Harmonic Distortion (THD)¹³

Input Range (V _{pk-pk})	<100 MHz, Full Bandwidth (dBc)	>100 MHz to <350 MHz, Full Bandwidth (dBc)
0.25 V	-70	-62
0.5 V	-73	-61
1 V	-73	-62

¹¹ Excludes ADC Interleaving spurs.

¹² -1 dBFS input signal corrected to FS. 1 kHz resolution bandwidth.

¹³ -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics.

Table 5. Total Harmonic Distortion (THD)¹³ (Continued)

Input Range (V _{pk-pk})	<100 MHz, Full Bandwidth (dBc)	>100 MHz to <350 MHz, Full Bandwidth (dBc)
2.5 V	-70	-62
5 V	-70	-60

Table 6. Effective Number of Bits (ENOB)¹²

Input Range (V _{pk-pk})	<350 MHz, Full Bandwidth	<100 MHz, 150 MHz Filter	<10 MHz, 20 MHz, and/or 30 MHz Filter
0.25 V	9.4	10.7	11.6
0.5 V	9.5	10.9	11.7
1 V	9.5	11.0	11.8
2.5 V	9.6	11.1	11.9
5 V	9.5	11.0	11.8

¹ M Ω Spectral Characteristics 14, 15

Table 7. Spurious-Free Dynamic Range (SFDR)¹²

Input Range (V _{pk-pk})	<100 MHz, Full Bandwidth (dBc)	>100 MHz to <250 MHz, Full Bandwidth (dBc)
0.25 V	-61	-57
0.5 V	-56	-50
1 V	-49	-43
2.5 V	-59	-55
5 V	-53	-47

 $^{^{13}}$ -1 dBFS input signal corrected to FS. Includes the second through the fifth harmonics.

¹⁴ Excludes ADC Interleaving spurs.

Verified using a 50 Ω source and 50 Ω feedthrough terminator.

Table 8. Total Harmonic Distortion (THD)¹³

Input Range (V _{pk-pk})	<50 MHz, Full Bandwidth (dBc)	50 MHz to 250 MHz, Full Bandwidth (dBc)
0.25 V	-73	-58
0.5 V	-68	-50
1 V	-62	-43
2.5 V	-70	-56
5 V	-64	-48

Table 9. Effective Number of Bits (ENOB)¹²

Input Range (V _{pk-pk})	<250 MHz, Full Bandwidth	<100 MHz, 150 MHz Filter	<10 MHz, 20 Mhz, and/or 30 MHz Filter
0.25 V	8.8	9.6	10.5
0.5 V	8.1	9.8	11.1
1 V	7.0	9.0	11.5
2.5 V	8.6	9.5	10.4
5 V	7.7	9.5	11.1

Figure 9. 50 Ω Single-Tone Spectrum, 1 $V_{pk\text{-}pk}$ Input Range, 150 MHz Filter, 9.9 MHz Input Tone at -1 dBFS, Measured




Figure 10. 50 Ω Single-Tone Spectrum, 1 V_{pk-pk} Input Range, Full Bandwidth, 9.9 MHz Input Tone at -1 dBFS, Measured




Figure 11. 50 Ω Single-Tone Spectrum, 1 $V_{pk\text{-}pk}$ Input Range, Full Bandwidth, 99.9 MHz Input Tone at -1 dBFS, Measured




Figure 12. 1 M Ω Single-Tone Spectrum, 1 V_{pk-pk} Input Range, 150 MHz Filter, 9.9 MHz Input Tone at -1 dBFS, Measured





Figure 13. 1 $M\Omega$ Single-Tone Spectrum, 1 $V_{pk\text{-}pk}$ Input Range, Full Bandwidth, 9.9 MHz Input Tone at -1 dBFS, Measured



Noise¹⁶

50 Ω RMS Noise

Table 10. RMS Noise (Full Bandwidth), Warranted

Input Range (V _{pk-pk})	RMS Noise (% of Full Scale)
0.25 V	0.045
0.5 V	0.040


Table 10. RMS Noise (Full Bandwidth), Warranted (Continued)

Input Range (V _{pk-pk})	RMS Noise (% of Full Scale)
1 V	0.035
2.5 V	0.030
5 V	0.030

Table 11. RMS Noise (150 MHz Filter), Typical


Input Range (V _{pk-pk})	RMS Noise (% of Full Scale)
0.25 V	0.018
0.5 V	0.018
1 V	0.017
2.5 V	0.017
5 V	0.014

Figure 14. 50 Ω Channel 0 Average Noise Density, 1 $V_{pk\text{-}pk}$ Range, Measured



 $^{^{16}}$ $\,$ Verified with 50 Ω terminator connected directly to BNC input.

Figure 15. 50 Ω Channel 0 Average Noise Density, 0.25 V_{pk-pk} Range, Measured



1 MΩ RMS Noise

Table 12. RMS Noise (Full Bandwidth)

14010 1211 1110 110100 (1 411 24114111411)	
Input Range (V _{pk-pk})	RMS Noise (% of Full Scale), Warranted
0.25 V	0.110
0.5 V	0.060
1 V	0.050
2.5 V	0.100
5 V	0.060
10 V	0.050
25 V	0.080
50 V	0.060
100 V	0.050

Table 13. RMS Noise (150 MHz Filter), Typical

Input Range (V _{pk-pk})	RMS Noise (% of Full Scale)
0.25 V	0.070
0.5 V	0.050
1 V	0.030
2.5 V	0.100

 Table 13. RMS Noise (150 MHz Filter), Typical (Continued)

Input Range (V _{pk-pk})	RMS Noise (% of Full Scale)
5 V	0.050
10 V	0.030
25 V	0.060
50 V	0.040
100 V	0.030

Horizontal

Sample Clock

Sources	
Internal	Onboard clock (internal VCTCXO)
External	CLK IN (front panel SMB connector) PXIe-DSTAR_A (backplane connector)
Sample rate range, real-time ¹⁷	15.259 kS/s to 1 GS/s
Timebase frequency	1.0 GHz
Timebase accuracy	
Phase-locked to onboard clock	±5 ppm, warranted
Phase-locked to external clock	Equal to the external clock accuracy
Sample clock jitter ¹⁸	500 fs RMS

Phase-Locked Loop (PLL) Reference Clock

ources	
Internal	Onboard clock (internal VCTCXO) PXI_CLK10 (backplane connector)
External (10 MHz)	CLK IN (front panel SMB connector) AUX 0 CLK IN (front panel MHDMR connector)

 $^{^{17}}$ Divide by *n* decimation from 1.0 GS/s used for all rates less than 1.0 GS/s. For more information about the sample clock and decimation, refer to the NI High-Speed Digitizers Help.

 $^{^{18}}$ Integrated from 100 Hz to 10 MHz. Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.

External Sample Clock	External	Samp	le Clock
-----------------------	----------	------	----------

Source	CLK IN (front panel SMB connector)
Impedance	50 Ω
Coupling	AC
Frequency	1.0 GHz
Input voltage range, when configured as a sample clock	$632~\mathrm{mV_{pk-pk}}$ to $5~\mathrm{V_{pk-pk}}$ (0 dBm to 18 dBm), typical
Maximum input overload, when configured as a sample clock	$6 V_{pk-pk}$
Duty cycle tolerance	45% to 55%, typical

External Reference Clock In

Sources	CLK IN (front panel SMB connector) AUX 0 CLK IN (front panel MHDMR connector)
Impedance	50 Ω
Coupling	AC
Frequency ¹⁹	10 MHz
Input voltage range, when configured as a reference clock	$623~\mathrm{mV_{pk-pk}}$ to $5~\mathrm{V_{pk-pk}}$ (0 dBm to 18 dBm), typical
Maximum input overload, when configured as a reference clock	6 V _{pk-pk}

Reference Clock Out

Source	PXI_CLK10 (backplane connector)
Destination	AUX 0 CLK OUT (front panel MHDMR connector)
Output impedance	50 Ω
Logic type	3.3 V CMOS
Maximum current drive	±12 mA

¹⁹ The PLL reference clock must be accurate to ±25 ppm.

Trigger



Note The following characteristic behaviors are valid when using the PXIe-5164 with the NI-SCOPE API. When using the instrument design libraries, these characteristics may not be valid.

Supported triggers	Reference (stop) trigger
	Reference (arm) trigger
	Start trigger
	Advance trigger
Trigger types	Edge
	Window Hysteresis
	Digital
	Immediate
	Software
Trigger sources	СН 0
	CH 1
	SMB PFI 0
	AUX 0 PFI <07>
	PXI_Trig <06>
	Software
Trigger delay	from 0 ns to 2.25×10^{15} ns $((2^{51} - 1) \times Sample$
	Clock Period ns)
Dead time	496 ns
Hold off	From dead time to 1.84×10^{19} ns ((2^{64} - 1) \times
	Sample Clock Period ns)
Analog Trigger	
Sources	CH 0
Sources	CH 1
Time resolution	
Interpolator enabled ²⁰	Sample Clock Period / 1024 = 0.977 ps
Interpolator disabled	Sample clock period (1 ns)
Trigger filters	
Low Frequency (LF) Reject	100 kHz
High Frequency (HF) Reject	100 kHz

²⁰ Requires NI-SCOPE.

Trigger accuracy ²¹	0.5% of FS	
Trigger jitter ²¹	15 ps RMS	
Minimum threshold duration ²²	Sample clock period	

Digital Trigger

Sources	PFI 0 (front panel SMB connector)
	AUX 0 PFI <07> (front panel MHDMR
	connector)
	PXI_Trig <06> (backplane connector)
Time resolution	8 ns

Programmable Function Interface

•	
Connectors	AUX 0 PFI <07> (front panel MHDMR connector) PFI 0 (front panel SMB connector)
Direction	Bidirectional per channel
Direction control latency	125 ns
As an Input (Trigger)	
Destination	FPGA diagram Start trigger (acquisition arm) Reference (stop) trigger Arm Reference Trigger Advance trigger
Input impedance	49.9 kΩ
$V_{ m IH}$	2 V, typical
$V_{ m IL}$	0.8 V, typical
Recommended input range	3.3 V
Maximum input overload	0 to 3.3 V 5 V tolerant
Maximum frequency	50 MHz
Minimum pulse width	10 ns

²¹ Analog triggers. For input frequencies less than 250 MHz.

²² Data must exceed each corresponding trigger threshold for at least the minimum duration to ensure analog triggering.

1 (
Sources	FPGA diagram
	Ready for Start
	Start trigger (acquisition arm)
	Ready for Reference
	Reference (stop) trigger
	End of Record
	Ready for Advance
	Advance trigger
	Done (end of acquisition)
	Probe Compensation ²³
Output impedance	50 Ω
Logic type	3.3 V CMOS
Maximum current drive	12 mA
Maximum frequency	50 MHz
Minimum pulse width	10 ns

AUX 0 Connector Specifications

Connector	MHDMR
Voltage output	$3.3 \text{ V} \pm 10\%$
Maximum current drive on +3.3 V	200 mA
Output impedance on +3.3 V	<1 Ω

Waveform Specifications

Onboard memory size ²⁴	1.5 GB
Minimum record length	1 sample
Number of pretrigger samples	Zero up to (Record Length - 1)
Number of posttrigger samples	Zero up to Record Length
Maximum number of records in onboard memory ²⁵	4,194,304 for 1.5 GB

 $^{^{23}~\,}$ 1 kHz, 50% duty cycle square wave, SMB PFI 0 only.

²⁴ Onboard memory is shared among all enabled channels.

You can exceed these numbers if you fetch records while acquiring data. For more information, refer to the NI High-Speed Digitizers Help.

Table 14. Examples of Allocated Onboard Memory Per Record (1.5 GB Onboard Memory)

Channels	Bytes per Sample	Max Records per Channel	Record Length	Allocated Onboard Memory per Record
1	2	4,194,304	1	384
1	2	671,088	1,000	2,400
1	2	79,137	10,000	20,352
1	2	1	805,306,192	1,610,612,736
2	2	4,194,304	1	384
2	2	364,722	1,000	4,416
2	2	39,850	10,000	33,216
2	2	1	402,653,096	1,610,612,736

Memory Sanitization

For information about memory sanitization, refer to the letter of volatility for your device, which is available at ni.com/manuals.

FPGA

FPGA model	Xilinx Kintex-7 XC7K410T FPGA
Xilinx Kintex-7 XC7K410T FPGA Res	ources
Slice registers	508,400
Slice look-up tables (LUT)	254,200
DSPs	1,540
18 Kb block RAMs	1,590



Note Note that some of these resources are consumed by the logic necessary to operate the device and integrate with software, and are thus out of the control of users.

Calibration

External Calibration

External calibration yields the following benefits:

- Corrects for gain and offset errors of the onboard references used in self-calibration.
- Adjusts timebase accuracy.
- Compensates the 1 M Ω ranges.
- Corrects the frequency response for all ranges.

All calibration constants are stored in nonvolatile memory.

Self-Calibration

Self-calibration is done on software command. The calibration corrects for the following aspects:

- Gain
- Offset
- · Interleaving spurs
- Intermodule synchronization errors

Refer to the NI High-Speed Digitizers Help for information about when to self-calibrate the device.

Calibration Specifications

Interval for external calibration	2 years
Warm-up time ²⁶	15 minutes

Software

Driver Software

This device was first supported in NI-SCOPE 16.1 and NI LabVIEW Instrument Design Libraries for Reconfigurable Oscilloscopes 16.1. NI LabVIEW Instrument Design Libraries for Reconfigurable Oscilloscopes is an IVI-compliant driver that allows you to configure,

Warm-up begins after the chassis and controller or PC is powered, the device is recognized by the host, and the device is configured using the instrument design libraries or NI-SCOPE. Running an included sample project or running self-calibration using MAX will configure the device and start warm-up. Self-calibration is recommended following the specified warm-up time. In some RIO applications, the power consumed by the module can be significantly higher than the default image for the module. In these cases, you can improve performance by loading your image and configuring the device before warm-up time begins.

control, and calibrate the device. NI-SCOPE provides application programming interfaces for many development environments.

Related Information

For more information about available software options, refer to the PXIe-5164 Getting Started Guide.

Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindowsTM/CVITM
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

LabVIEW Instrument Design Libraries for Reconfigurable Oscilloscopes allows the use of the LabVIEW FPGA Module to customize the device FPGA to create application-specific instrument designs.

Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can monitor, control, and record measurements from the PXIe-5164 using InstrumentStudio.

InstrumentStudio is a software-based front panel application that allows you to perform interactive measurements on several different device types in a single program.



Note InstrumentStudio is supported only on 64-bit systems. If you are using a 32bit system, use the NI-SCOPE-specific soft front panel instead of InstrumentStudio.

Interactive control of the PXIe-5164 was first available via InstrumentStudio in NI-SCOPE 18.1 and via the NI-SCOPE SFP in NI-SCOPE 16.1. InstrumentStudio and the NI-SCOPE SFP are included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PXIe-5164, MAX is included on the NI-SCOPE and NI LabVIEW Instrument Design Libraries for Reconfigurable Oscilloscopes media.

Synchronization

Channel-to-channel skew, between the channels of a PXIe-5164	
Channel-to-channel skew (full bandwidth)	
50 Ω	<100 ps
1 ΜΩ	<150 ps

Synchronization with the NI-TClk API²⁷

NI-TClk is an API that enables system synchronization of supported PXI modules in one or more PXI chassis, which you can use with the PXIe-5164 and NI-SCOPE.

NI-TClk uses a shared Reference Clock and triggers to align the Sample Clocks of PXI modules and synchronize the distribution and reception of triggers. These signals are routed through the PXI chassis backplane without external cable connections between PXI modules in the same chassis.

Module-to-module skew, between PXIe-516-	4 modules using NI-TClk ²⁸
NI-TClk synchronization without manu	al adjustment ²⁹
Skew, Peak-to-Peak 30	300 ps
NI-TClk synchronization with manual a	ndjustment ²⁹
Skew after manual adjustment	≤10 ps
Sample Clock delay/adjustment resolution	3.5 ps

Related Information

NI-TClk Overview

For more information on manual adjustment, refer to NI-TClk Manual Calibration on NI-SCOPE Devices

Bus Interface

Form factor	PXI Express (x8 Gen 2)
Slot compatibility	PXI Express or hybrid
DMA channels	32

²⁷ NI-TClk installs with NI-SCOPE.

- All modules installed in the same PXI Express chasses.
- NI-TClk used to align the sample clocks of each module.
- All parameters set to identical values for each module.
- Self-calibration completed.
- Ambient temperature within ±1 °C of self-calibration.

For other configurations, including multi-chassis systems, contact NI Technical Support at ni.com/support.

Manual adjustment is the process of minimizing synchronization jitter and skew by adjusting Trigger Clock (TClk) signals using the instrument driver.

30 Caused by clock and analog delay differences. Tested with a PXIe-1082 chassis with maximum slot to slot skew of 100 ps.

Although you can use NI-TClk to synchronize non-identical modules, these specifications apply only to synchronizing identical modules. Specifications are valid under the following conditions:

Power Requirements

+3.3 V DC	6.5 W
+12 V DC	18.5 W
Total power ³¹	25 W
Total maximum power allowed ³²	38.25 W

Physical

Dimensions	3U, one-slot, PXI Express Gen 2 x8 module
	$21.26 \text{ cm} \times 12.88 \text{ cm} \times 2.0 \text{ cm}$
	$(8.37 \text{ in} \times 5.07 \text{ in} \times 0.787 \text{ in})$
Weight	460 g (16.2 oz)

Environmental Characteristics

Temperature and Humidity	
Temperature	
Operating	0 °C to 50 °C
Storage	-40 °C to 71 °C
Humidity	
Operating	10% to 90%, noncondensing
Storage	5% to 95%, noncondensing
Pollution Degree	2
Maximum altitude	4,600 m (570 mbar) (at 25 °C ambient temperature)
Shock and Vibration	
Random vibration	
Operating	5 Hz to 500 Hz, 0.3 g RMS
Non-operating	5 Hz to 500 Hz, 2.4 g RMS
Operating shock	30 g, half-sine, 11 ms pulse

³¹ Power consumed depends on the FPGA image and driver software used. This specification represents the maximum power for the NI-SCOPE use case or typical value when using the Instrument Design Libraries (IDL).

³² Maximum allowable power when using a custom LabVIEW FPGA image.

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents. txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.